Daehwan Kang and YONGWOO RYU, CAPACITOR-LESS MEMORY DEVICE – US PATENT US 19/372,494, 2025. 10. 29
Yoonyoung CHUNG, Suwon SEONG, Daehwan KANG, Sung Woong CHUNG 2T DRAM CELL WITH ASYMMETRIC PARASITIC CAPACITOR AND 2T DRAM CELL ARRAY US 19/059,077, 2025.08.28
Address
Dep. of Semiconductor Engineering, POSTECH 77,
Cheongam-ro, Nam-Gu, Pohang, Gyeongbuk-Do, Korea
(37673)
TEL: +82-54-279-7085
E-mail: daehwankang@postech.ac.kr
![]() | ![]() |
Copyright ⓒ 2023. Chalcogenide Semiconductor Lab (CSL)
All rights reserved | Designed by greypixel
Address
Dep. of Semiconductor Engineering, POSTECH 77, Cheongam-ro, Nam-Gu, Pohang, Gyeongbuk-Do, Korea (37673)
TEL: +82-54-279-7085
E-mail: daehwankang@postech.ac.kr
Copyright ⓒ 2023. Chalcogenide Semiconductor Lab (CSL) All rights reserved | Designed by greypixel